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Abstract
In stochastic computing (SC), a real-valued number is represented by a stochastic bit stream,
encoding its value in the probability of obtaining a one. This leads to a significantly lower hardware
effort for various functions and provides a higher tolerance to errors (e.g., bit flips) compared to binary
radix representation. The implementation of a stochastic max/min function is important for many areas
where SC has been successfully applied, such as image processing or machine learning (e.g., max
pooling in neural networks). In this work, we propose a novel shift-register-based architecture for a
stochastic max/min function. We show that the proposed circuit has a significantly higher accuracy
than state-of-the-art architectures at comparable hardware cost. Moreover, we analytically proof the
correctness of the proposed circuit and provide a new error analysis, based on the individual bits of
the stochastic streams. Interestingly, the analysis reveals that for a certain practical bit stream length a
finite optimal shift register length exists and it allows to determine the optimal length.
Index Terms
Stochastic computing, sequential logic, finite state machine, stochastic max/min function
I. INTRODUCTION
Sochastic computing (SC) is a promising computing paradigm, which represents a real-valued
number by a stochastic stream [1]–[3]. The value is encoded by the probability of obtaining a
one in the stream. Compared to binary radix representation, the stochastic representation leads
to low hardware cost and high fault tolerance to circuit noise and bit flips [4], [5].
In SC, basic arithmetic operations can be realized with simple combinational logic [1]. Moreover,
combinational logic can be synthesized to implement arbitrary polynomial functions, by manip-
ulating them into a Bernstein polynomial with coefficients in the unit interval [6]–[8]. However,
in order to implement more complex (non-linear) functions, sequential logic is required [4], [9].
In particular, linear finite-state machines (FSM) have been proposed to implement complex
functions, which can be realized by either employing saturating up/down counters or shift
registers [10]. The stochastic exponentiation and the tanh function were presented in [9] and
the absolute value as well as exponentiation based on an absolute value were proposed in [4].
Recently, a new synthesis method which allows to implement arbitrary functions using FSM-
based elements was introduced in [11].
In recent years, SC has been successfully applied to a variety of applications such as decoding of
modern error correcting codes [12]–[14], control systems [15], [16], image processing [17]–[19],
filter design [20], [21], and neural networks [9], [22]–[24]. Most of these applications exploit
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2the low complexity circuitry of SC in algorithms that do not require a high numerical precision
of the final result.
In many of the aforementioned application domains, the efficient implementation of a stochastic
max/min (SMax/SMin) function is very important. Especially, for neural networks, where such
functions are the key element in the max pooling layer [22], [23]. Two architectures for SMax
functions1 have been proposed in literature [17], [23]. The implementation in [17] is based on
a stochastic comparator, which requires a stochastic number generator (SNG) that is usually
realized by a linear feedback shift register. In order to reduce the overhead of the SNG, an
optimized SMax function was proposed in [23]. However, both approaches have only been
validated empirically.
Thus, the first goal of this paper is to analytically prove the correctness of the SMax functions in
[17], [23]. Then, we propose a novel shift-register-based architecture for a stochastic SMax/SMin
function and analytically prove its correctness. We show that the novel architecture provides a
higher accuracy than [17], [23] at comparable hardware cost. We provide a new error analysis
of the proposed circuit, considering the individual bits of the stochastic streams. To the best of
our knowledge, no such analysis has been done before for an FSM-based stochastic computing
element. Based on the error analysis we show that for practical bit stream lengths a finite optimal
shift register length exists. Moreover, we determine the optimal shift register size for certain bit
stream lengths.
II. STOCHASTIC COMPUTING BASICS
In this section, we briefly review the main principles of SC and introduce the basic computing
elements used in this work. A comprehensive overview on SC can be found in [2] and recent
challenges and potential solutions are discussed in [3].
A. Unipolar Coding Format
In the unipolar coding format2, the value of a deterministic number x ∈ [0, 1] is encoded in a
stochastic bit stream X of length N . The individual bits in the stochastic stream are indicated
by X[i] ∈ {0, 1}. The probability for each bit in the stream to be one is given by x = PX =
P (X[i] = 1). In practical realizations, the rate of ones in the stochastic bit stream is used to
represent the number x
r(X) =
∑N
i=1X[i]
N
=
o(X)
N
, (1)
where o(X) =
∑N
i=1X[i] denotes the number of ones in the stream. The precision (representation
resolution) of the unipolar format is given by 1/N . Thus, r(X) = x only if N →∞, otherwise
r(X) is only an approximation of x.
1Both circuits can be easily converted to realize a SMin function.
2It is important to note that the circuits proposed in this work are also valid for the bipolar format, which enables the
representation of negative values [1].
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Fig. 1. Stochastic circuits for (a) multiplication, (b) scaled-addition and (c) non-scaled addition and subtraction.
B. Combinational Logic-based SC Elements
Certain arithmetic operations in SC can be implemented by single combinational elements, for
example scaled addition and multiplication can be realized using a multiplexer and an AND gate,
respectively. Moreover, an XOR gate with the input streams A and B implements the function
A + B − 2AB, which involves addition and subtraction. In the following, we briefly explain
the principles of the aforementioned operations, as they are the main building blocks of the
SMax/SMin functions presented in Secs. III and IV.
1) Multiplication: The stochastic multiplication can be implemented using a simple AND gate
as shown in Fig. 1a. If we assume that the input stochastic streams A and B are uncorrelated
and have the probabilities PA and PB, then we have at the output
PC = PAPB. (2)
For the unipolar format the values encoded by the stochastic streams A, B and C are a = PA,
b = PB and c = PC , and, thus we obtain
c = ab. (3)
2) Scaled Addition: The stochastic circuit for scaled addition, a multiplexer, is shown in Fig. 1b.
If we assume that the stochastic streams A and B are uncorrelated with the stochastic stream
S, and PA, PB and PS are their corresponding probabilities, the output can be expressed as
PC = PSPA + (1− PS)PB. (4)
According to the unipolar format, we substitute PA, PB, PC and PS by a, b, c and s, and obtain
the following output
c = sa+ (1− s)b. (5)
In order to perform unbiased addition, s is set to 1/2.
3) Non-Scaled Addition and Subtraction: If we assume uncorrelated input stochastic streams A
and B, with the corresponding probabilities PA, PB, then according to the Boolean function of
the XOR gate (cf. Fig. 1c) we have at the output
PC = PA(1− PB) + PB(1− PA) = PA + PB − 2PAPB. (6)
For the unipolar coding format (i.e. a = PA, b = PB and c = PC) we can rewrite (6) as follows
c = a+ b− 2ab. (7)
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Fig. 2. Linear finite state machine.
C. FSM-based SC Elements
Combinational logic can be used to realize polynomial functions of a specific form [6] and
to approximate non-polynomial functions, for example using the MacLaurin expansion [8].
However, highly non-linear functions such as the exponential or the tanh function cannot be
realized. Hence, FSM-based SC elements have been introduced [4], [9]. Here, we briefly review
the stochastic tanh function3 (STanh) which builds the basis for the state-of-the art SMax/SMin
functions presented in Sec. III.
1) Stochastic Tanh Function: Fig. 2 shows a linear FSM, with M states S0, . . . , SM−1 arranged
in a linear form. The state transition process of the FSM can be modeled as a time-homogeneous
irreducible and aperiodic Markov chain, which has a single steady state. The steady state
probability is given by [4]
Pi =
(
PX
1−PX
)i
M−1∑
j=0
(
PX
1−PX
)j , (8)
where PX denotes the transition probability from state Si to Si+1 (state is incremented) and
(1− PX) indicates the transition from state Si to Si−1 (state is decremented).
In order to realize the STanh function, the FSM output can be expressed as [9]
PZ =
M−1∑
i=M/2
Pi. (9)
Substituting Pi given in (8) into (9) results in [4]
PZ =
(
PX
1−PX
)M/2
1 +
(
PX
1−PX
)M/2 . (10)
If we substitute PX and PZ by x and z (unipolar coding format) we obtain [4]
z =
(
x
1−x
)M/2
1 +
(
x
1−x
)M/2 = 12 + tanh (M/2 (x− 1/2))2 , (11)
3In [4], [9] various other FSM-based SC elements are presented as well.
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Fig. 3. Implementation of the SMax function proposed in [17]
which corresponds to a scaled and shifted tanh function4. For a large number of states M , (11)
behaves like a step function
lim
M→∞
z =

0, 0 ≤ x < 0.5
0.5, x = 0.5
1, 0.5 < x ≤ 1.
(12)
III. STATE-OF-THE-ART STOCHASTIC MAX/MIN FUNCTIONS
In this section, we discuss two recently proposed architectures of SMax/SMin functions [17],
[23]. Moreover, we provide analytical proofs of their correctness, since [17], [23] only provide
empirical validations. For the sake of clearness, we focus our analysis on the SMax function,
since the presented propositions and proofs can be easily applied to the SMin function.
A. Stochastic Max/Min Function in [17]
Fig. 3 shows the architecture of the SMax function proposed in [17], which is based on the
stochastic comparator (input multiplexer and STanh function). The SMin function is obtained
by swapping the input streams at the final multiplexer. The following proposition validates the
correctness of the circuit shown in Fig. 3.
Proposition 1. For uncorrelated input bit streams A and B, encoding the values a = PA and
b = PB (unipolar coding format), the output of the circuit shown in Fig. 3 can be expressed as
c = a+
b− a
1 +
(
1+(a−b)
1+(b−a)
)M/2 , (13)
where c = PC denotes the value encoded in the output stream C. For M → ∞ the expression
in (13) can be written as
max(a, b) = lim
M→∞
c =

a, a > b
a, a = b
b, a < b,
(14)
4Substituting PX and PZ in (10) with their bipolar coding format results in z = tanh(M/2x) [4], representing the signum
function for M →∞.
6which validates the functionality of the SMax function.
Proof. The output of the first multiplexer is given by (cf. (4))
PD = PS1PA + (1− PS1)(1− PB) = 1/2(1 + PA − PB), (15)
with PS1 = 1/2. According to (10), the output of the STanh function can be expressed as
PS2 =
(
PD
1−PD
)M/2
1 +
(
PD
1−PD
)M/2 . (16)
Finally, the output of the second multiplexer is given by (cf. (4))
PC = PS2PA + (1− PS2)PB (17)
= PA +
PB − PA
1 +
(
−1 + 2
1−(PA+PB)
)M/2 . (18)
When substituting PA, PB and PC with their corresponding unipolar coding format values a, b
and c we obtain
c = a+
b− a
1 +
(
1+(a−b)
1+(b−a)
)M/2 . (19)
If M →∞ the denominator in (13) becomes infinity or zero when a > b or a < b, respectively.
Thus, c = a or c = b if a > b or a < b, which proves the correctness of the SMax circuit shown
in Fig. 3.
Fig. 4 illustrates the analytical expression in (13), the bit-wise simulation results of the circuit
shown in Fig. 3 and the exact max function. We observe a good match between the theoretical
and simulation results. Moreover, we observe that already a moderate number of states M provide
a good approximation of the max function.
B. Stochastic Max/Min Function in [23]
Fig. 5 shows the architecture of the SMax function proposed in [23]. Similar to Sec. III-A, the
SMin function is obtained by swapping the input streams at the final multiplexer. The following
proposition validates the correctness of the circuit shown in Fig. 5.
Proposition 2. For uncorrelated input bit streams A and B, encoding the values a = PA and
b = PB (unipolar coding format), the output of the circuit shown in Fig. 5 can be expressed as
c = a+
b− a
1 +
(
a(1−b)
b(1−a)
)M/2 . (20)
where c = PC denotes the value encoded in the output stream C. For M → ∞ the expression
in (20) can be written as
max(a, b) = lim
M→∞
c =

a, a > b
a, a = b
b, a < b.
(21)
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Fig. 4. SMax function [17]. Solid lines: theoretical results (13); markers (+): bit-wise simulation for N = 106; dotted line: exact
max function.
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Fig. 5. Implementation of the SMax function proposed in [23].
which validates the functionality of the SMax function.
Proof. The output of the XOR gate can be expressed as (cf. (6))
PD = PA + PB − 2PAPB. (22)
In contrast to the STanh function presented in Sec. II-C1 the STanh function shown in Fig. 5
has two inputs A and D. The stochastic stream D is used to enable the FSM state update and
the A updates the state according to its value. In particular, if D[i] = 1 then the state increases
if A[i] = 1 and decreases if A[i] = 0; if D = 0 the state is not updated independently of A[i].
8Thus, the probability that the state increases or decreases is given by PAPD and (1 − PA)PD,
respectively. According to (8), the steady state probability is given by
Pi =
(
PAPD
(1−PA)PD
)i
M−1∑
j=0
(
PAPD
(1−PA)PD
)j
=
(
PA(1−PB)
PB(1−PA)
)i
M−1∑
j=0
(
PA(1−PB)
PB(1−PA)
)j , (23)
with PAPD = PA(1−PB) and PD(1− PA) = PB(1− PA). According to (10), the output of the
STanh function can be expressed as
PS =
(
PA(1−PB)
PB(1−PA)
)M/2
1 +
(
PA(1−PB)
PB(1−PA)
)M/2 . (24)
Finally, the output at the multiplexer is given by (cf. (4))
PC = PSPA + (1− PS)PB (25)
= PA +
PB − PA
1 +
(
PA(1−PB)
PB(1−PA)
)M/2 . (26)
For the unipolar encoding format (i.e. a = PA, b = PB and c = PC) we have
c = a+
b− a
1 +
(
a(1−b)
b(1−a)
)M/2 . (27)
If M →∞ the denominator in (20) becomes infinity or zero when a > b or a < b, respectively.
Thus, c = a or c = b if a > b or a < b, which proves the correctness of the SMax circuit shown
in Fig. 5.
Fig. 6 illustrates the analytical expression in (20), the bit-wise simulation results of the circuit
shown in Fig. 5, and the exact max function. We observe a good match between the theoretical
and simulation results. Similar to Fig. 4, we observe that already a moderate number of states
M provide a good approximation of the max function. However, in Fig. 6 one can already see
a closer match of this approach compared to the SMax function of [17].
IV. NOVEL STOCHASTIC MAX/MIN FUNCTION: ARCHITECTURE
In this section, we propose a novel architecture for the SMax function as shown in Fig. 7. This
circuit can be easily converted to realize the SMin function by inverting its inputs A and B as
well as its output C. Hence, we only consider the SMax function in the following description.
In contrast to the state-of-the-art SMax functions [17], [23], the FSM-based SC element used
in the proposed architecture does not implement the STanh function. However, similar to the
architecture in [23] it has two inputs A and D. Input D enables the FSM state update and
A updates the state according to its value (cf. Sec. III-B). FSM-based elements can either be
90.4 0.42 0.44 0.46 0.48 0.5 0.52 0.54 0.56 0.58 0.6
0.5
0.52
0.54
0.56
0.58
0.6
b
SM
ax
(a
,b
),
m
ax
(a
,b
)
M = 16
M = 64
max(a, b)
Fig. 6. SMax function [23]. Solid lines: Theoretical results (20); markers (+): bit-wise simulation for N = 106; dotted line:
exact max function.
implemented using up/down counters or shift registers. When using a shift register, its length L
is equal to the last state of the FSM, i.e. L =M−1. For the novel SMax function we use a shift
register, since it has some distinct advantages compared to a counter-based implementation [10].
One advantage is that the values in a shift register are of equal significance, in contrast to
a binary counter, where the bits are weighted by different powers of two. This allows to
design more fault-tolerant SC computing circuits when using shift registers. Furthermore, as the
following description demonstrates, shift registers are naturally suited to implement the described
functionality.
Depending on the actual value of the input streams A and B the functionality of the SMax
function (cf. Fig. 7) can be described as follows:
• A[i] =B[i]: Since D[i] = 0 the content of the shift register remains unchanged (state is not
updated) and the output of the circuit is given by C[i] = B[i].
• A[i] = 0, B[i] = 1: Since D[i] = 1 and A[i] = 0 a zero is shifted from the right into the shift
register (state is decremented) and the the output of the circuit is given by C[i] = B[i].
• A[i] = 1, B[i] = 0: Since D[i] = 1 and A[i] = 1 a one is shifted from the left into the shift
register (state is incremented). In this case the rightmost value of the shift register is output
by the circuit, i.e. C[i] = U [i].
According to the description above it is important to note that the ones in the stream B also
appear in the output stream C.
In the following, we provide two approaches for analyzing the functionality of the proposed
SMax function. First, we describe the functionality by considering the individual bits in the
stochastic bit stream. Then, similar to Sec. III we proof the correctness of the circuit assuming
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Fig. 7. Implementation of the novel SMax function.
very long stochastic bit streams. We denote these two methods as deterministic and probabilistic
analysis, respectively.
A. Deterministic Analysis
For the deterministic analysis of the novel SMax function we distinguish the two cases: r(A) ≤
r(B) and r(A) > r(B).
1) SMax Circuit Behavior for r(A) ≤ r(B): If r(A) ≤ r(B), the stream B has more (or
equal) ones than bit stream A. For a correct functionality it is desired that the number of ones
o(B) in the input stream B, and the number of ones o(C) in the output stream C, are equal.
As discussed above, all ones of stream B are included in the output stream C. However, if a
subsequence of A has more ones than the corresponding subsequence of B, also ones of stream
A might be additionally injected into the output stream C. This occurs if the excess of ones in
this subsequence is larger than the shift register length L. We refer to such an event as right
overflow of the shift register. Thus, the number of ones in the output stream C can be expressed
as
o(C) = o(B) + oR, (28)
where oR denotes the additional number of ones due to the right overflows. If the shift register
is sufficiently long, no right overflows occur, i.e. o(C) = o(B).
2) SMax Circuit Behavior for r(A) > r(B): If r(A) > r(B) , the bit stream A has more ones
than bit stream B. For a correct functionality, it is desired that o(A), the number of ones in
the input stream A, and o(C), the number ones in the output stream C, are identical. Similar
as above, all ones of B are included in the output stream C. In addition, the excess of ones
in stream A is shifted into the shift register and once the shift register is filled, the ones are
injected into the output stream C when B[i] = 0 and A[i] = 1 occurs. However, at the end there
might be ones left in the shift register, which are missing in the output stream5 C. We denote
the number of missing ones by oS.
Moreover, if a subsequence of B has more ones than the corresponding subsequence of A, also
ones of stream B might additionally be injected into the output stream C. This happens if the
excess of ones leads to an empty (all-zero) shift register, and, thus, an input pattern B[i] = 1
and A[i] = 0 (and assuming a later following B[i] = 0 and A[i] = 1) injects an additional one
5We assume the same length for all stochastic streams, which is a typically assumption in SC.
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in the output stream C. We refer to this effect as left overflow of the shift register and denote
the number of additional ones due to left overflows by oL. This allows expressing the number
of ones in the output stream C as
o(C) = o(B) + (o(A)− o(B)) + oL − oS, (29)
where (o(A)− o(B)) denotes the excess of ones in stream A compared to stream B. Expression
(29) shows the two opposite error effects. One the one hand, the number of left overflows oL
becomes smaller for long shift registers. On the other hand, the error due to the remaining ones
in the shift register oS becomes smaller, for short shift registers. In Sec. V we determine the
optimal shift register length for a given bit stream length.
B. Probabilistic Analysis
The following proposition validates the correctness of the circuit shown in Fig. 7.
Proposition 3. For uncorrelated input bit streams A and B, encoding the values a = PA and
b = PB (unipolar coding format), the output of the circuit shown in Fig. 7 can be expressed as
c = b+
b− a(
b(1−a)
a(1−b)
)M
− 1
. (30)
where c = PC denotes value encoded in the output stream C. For M → ∞ the expression in
(30) can be written as
max(a, b) = lim
M→∞
c =

c = a, a > b
c = b, a = b
c = b, a < b.
(31)
which validates the functionality of the SMax function.
Proof. The output of the XOR gate can be expressed as (cf. (6))
PD = PA + PB − 2PAPB. (32)
Similar to Sec. III-B, the FSM has two inputs A and D and, thus, the steady state probability
can be written as (cf. (23))
Pi =
(
PA(1−PB)
PB(1−PA)
)i
M−1∑
j=0
(
PA(1−PB)
PB(1−PA)
)j , (33)
According to Fig. 7, the FSM outputs can be expressed as
PU = PM−1 =
(
PA(1−PB)
PB(1−PA)
)M−1
M−1∑
j=0
(
PA(1−PB)
PB(1−PA)
)j
=
PB − PA
PA(1− PB)
(
−1 +
(
PA(1−PB)
PB(1−PA)
)−M) . (34)
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The output of the AND gate can be calculated as (cf. (4))
PS = PD(1− PB) = PA(1− PB). (35)
Finally, the output of the multiplexer is given by
PC = PSPU + (1− PS)PB
= PB +
PB − PA(
PB(1−PA)
PA(1−PB)
)M
− 1
(36)
For the unipolar encoding format (i.e. a = PA, b = PB and c = PC) we have
c = b+
b− a(
b(1−a)
a(1−b)
)M
− 1
. (37)
If M → ∞ the denominator in (20) becomes zero or infinity depending on whether a > b or
a ≤ b, respectively. Thus, c = a or c = b if a > b or a ≤ b, which proves the correctness of the
SMax circuit shown in Fig. 7.
Fig. 8 illustrates the analytical expression in (30), the bit-wise simulation results of the circuit
shown in Fig. 7 and the exact max function. We observe a good match between the theoretical
and simulation results. Moreover, we observe that already a low number of states M provide a
good approximation of the max function. In contrast to the state-of-the-art SMax functions [17],
[23] the proposed function does not approach the exact max function at a = b, but provides a
better approximation for a 6= b.
Next, we compare the approximation error of the state-of-the-art SMax functions and the novel
SMax function. For this we calculate the expected value of the absolute error, assuming a uniform
distribution of a and b over the interval [0, 1], respectively. We define the absolute error e by
e = |cexact−c|, with the exact max function cexact = max(a, b) and the FSM-based approximations
c given in (13), (20) and (30), respectively. Then, the expected absolute error can be calculated
as
E(e) =
1∫
0
1∫
0
|cexact − c|dadb. (38)
The absolute value of the error in (38) allows to consider both, erroneously added ones (i.e.
c > cexact) as well as erroneously removed ones (i.e. c < cexact) in the bit stream representing c.
When considering a stochastic bit stream of cexact, then the absolute difference e can be interpreted
as a bit error probability of c compared to such a bit stream of cexact. This is crucial in order to
enable a comparison with the analysis results presented in Sec. V. We observe from Fig. 9 that
the novel SMax function has a significantly lower approximation error than the state-of-the-art
SMax functions. This is because the denominator of (30) (power of M ) converges faster to zero
or infinity as the number of states M increases compared to the denominators in (13) or (20)
(power of M/2). Moreover, we observe that the SMax function proposed in [17] has the highest
approximation error among the three approaches.
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Fig. 8. Novel SMax function. Solid lines: theoretical results (30); markers (+): bit-wise simulation of Fig. 5 for N = 106; dotted
line: exact max function.
V. NOVEL STOCHASTIC MAX/MIN FUNCTION: ERROR ANALYSIS
We observed from the deterministic analysis in Sec. IV-A that long shift registers reduce the
errors due to right and left overflows. However, a large shift register length increases the error
caused by the remaining bits in the shift register. It is important to note that especially the last
observation cannot be inferred from the probabilistic analysis presented in the previous chapter.
The probabilistic analysis becomes exact if and only if the bit stream length goes to infinity. In
such a case, a finite number of remaining bits in the shift register does not matter. However,
when using a finite bit stream length, these remaining bits matter. In the following analysis, we
assume a finite bit stream length that is significantly larger than the shift register length (a typical
scenario in SC). This allows using the probabilistic FSM description in Sec. IV-B for modelling
the behavior of the shift register for finite bit stream lengths. Moreover, having sufficiently long
bit streams justifies using the probabilities of ones instead of the rate of ones in the stream (cf.
Sec. II-A) for the following error analysis.
In the following, we derive the expected error probability, based on the deterministic analysis in
Sec. IV-A. With this expression we determine the optimal shift register length Lopt, with respect
to the bit stream length N . Similar to Sec. IV-A we distinguish two cases: a ≤ b and a > b.
A. Error Probability for a ≤ b
In this case, an error occurs due to right overflows. In particular, the shift register is filled with
ones, i.e. the FSM is in the last state M − 1, and the input A[i] = 1 and B[i] = 0 is applied.
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Fig. 9. Expected absolute error versus different number of states.
The probability for this error event can be described as
Pe,a≤b = PM−1PA(1− PB), (39)
where PM−1 describes the probability of the FSM to be in the last state (cf. (34)).
B. Error Probability for a > b
In this case, errors can originate from two sources: Left overflow and remaining ones in the shift
register. At the left overflow, the shift register is empty (all-zeros), i.e. the FSM is in state S0,
and the input pattern A[i] = 0 and B[i] = 1 occurs. The probability for this error event can be
expressed as
Pe,0 = P0PB(1− PA). (40)
where P0 denotes the probability of the zero state of the FSM, i.e. an all-zero shift register (cf.
(33)). The corresponding expected number of erroneously added ones in the output stream can
be calculated by
Ea = NPe,0. (41)
For the error caused by the remaining ones in the shift register we compute the expected value
of the shift register state, i.e. the expected number of ones in the shift register, as
Er =
M−1∑
i=0
iPi, (42)
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where Pi denotes the probability of the FSM to be in the ith state. Note that the expected number
of ones in the shift register corresponds to the number of ones that are missing on average in
the output stream. Combining (41) and (42) and considering that left overflows add ones to the
output stream, while the remaining bits in the shift register are the missing ones in the output
stream, the expected number of erroneous ones is given by
Ee,a>b = Ea − Er = NPe,0 −
M−1∑
i=0
iPi. (43)
Finally, the error probability can be expressed as
Pe,a>b,N =
|Ee,a<b|
N
=
∣∣∣∣∣Pe,0 − 1N
M−1∑
i=0
iPi
∣∣∣∣∣ . (44)
Interestingly, the second term in (44) depends on the stream length N , which goes to zero for
N → ∞. This is because a finite number of missing bits has a higher impact on the error for
shorter streams than for longer streams.
C. Expected Error Probability
Assuming a uniform distribution for a and b over [0, 1] and using (39) and (44), the expected
error probability can be derived as follows
E(Pe,N) =
1∫
0
 b∫
0
Pe,a≤bda
 db+ 1∫
0
 a∫
0
Pe,a>b,Ndb
 da. (45)
The two integrals in (45), cover exactly half of the two dimensional space [0, 1]× [0, 1]. Thus,
they form the expected value over the whole space.
Unfortunately, to the best of our knowledge, for this integral no closed-form solution exists. Thus,
we calculated it through numerical integration. Fig. 10 shows the error probabilities obtained
through numerical integration and the simulation results. For each simulated point, the empirical
error probability was averaged over 10000 test cases. We observe a good match between the
theoretical and the simulation results. However, the analytical results are obtained much faster
than the simulation results. Moreover, it can be seen that for a certain stream length N there
exists an optimal shift register length Lopt. For example, for N = 104 the error probability
decreases until length 15 and then increases due to the remaining bits in the shift register. Thus,
for N = 104 the optimal shift register length is given by Lopt = 15. In Fig. 10, we marked
the optimal shift register lengths with triangles and added extra ticks at the x-axis. The lower
bound curve in Fig. 10 corresponds to the performance limit if the bit stream length N goes to
infinity. It can either be obtained by numerically integrating (38) or (45), the latter with N →∞.
For the latter approach, the second term on the right hand side of (44) goes to zeros, resulting
in Pe,a>b,N→∞ = Pe,0. This is because when the stream length goes to infinity, a finite number
of remaining bits in the shift register does not matter.
VI. CONCLUSIONS
In this work, we investigated the stochastic SMax/SMin function, which is an important building
block in many applications (e.g., max pooling in neural networks). Prior works have proposed cir-
cuits for the SMax/SMin function and provided empirical validation. In this paper, we analytically
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Fig. 10. Expected error probability versus shift register length L for different bit stream lengths N . Solid lines: theoretical
results (45); markers (+): bit-wise simulation; markers (N): optimal shift register lengths Lopt.
proved the correctness of these architectures. Moreover, we proposed a novel shift-register based
SMax/SMin function, which outperforms the state-of-the-art architectures in terms of accuracy,
while having comparable hardware cost. We provided a new error analysis of the proposed circuit,
considering the value of the individual bits in the stochastic stream. This analysis revealed that
for practical bit stream lengths a finite optimal shift register length exists. Moreover, we showed
that increasing the shift register length beyond the optimal value deteriorates the accuracy. This
is due to the error caused by the remaining bits in the shift register. Hence, finding strategies to
empty the shift register might be an interesting future extension of this work.
REFERENCES
[1] B. R. Gaines, Stochastic Computing Systems. Boston, MA: Springer US, 1969, pp. 37–172.
[2] A. Alaghi and J. P. Hayes, “Survey of stochastic computing,” ACM Trans. Embed. Comput. Syst., vol. 12, no. 2s, pp.
92:1–92:19, May 2013.
[3] A. Alaghi, W. Qian, and J. P. Hayes, “The promise and challenge of stochastic computing,” IEEE Trans. Comput.-Aided
Design Integr. Circuits Syst., pp. 1–1, 2017.
[4] P. Li, D. J. Lilja, W. Qian, M. D. Riedel, and K. Bazargan, “Logical computation on stochastic bit streams with linear
finite-state machines,” IEEE Trans. Comput., vol. 63, no. 6, pp. 1474–1486, June 2014.
[5] M. H. Najafi and M. E. Salehi, “A fast fault-tolerant architecture for sauvola local image thresholding algorithm using
stochastic computing,” IEEE Trans. VLSI Syst., vol. 24, no. 2, pp. 808–812, Feb. 2016.
[6] W. Qian, M. D. Riedel, and I. Rosenberg, “Uniform approximation and bernstein polynomials with coefficients in the unit
interval,” European Journal of Combinatorics, vol. 32, no. 3, pp. 448 – 463, 2011.
17
[7] W. Qian, X. Li, M. D. Riedel, K. Bazargan, and D. J. Lilja, “An architecture for fault-tolerant computation with stochastic
logic,” IEEE Trans. Comput., vol. 60, no. 1, pp. 93–105, Jan 2011.
[8] W. Qian and M. D. Riedel, “The synthesis of robust polynomial arithmetic with stochastic logic,” in ACM/IEEE Design
Automation Conference, June 2008, pp. 648–653.
[9] B. D. Brown and H. C. Card, “Stochastic neural computation. I. Computational elements,” IEEE Trans. Comput., vol. 50,
no. 9, pp. 891–905, Sep 2001.
[10] P. Ting and J. P. Hayes, “On the role of sequential circuits in stochastic computing,” in Proc. of the on Great Lakes
Symposium on VLSI, ser. GLSVLSI ’17, 2017, pp. 475–478.
[11] M. H. Najafi, P. Li, D. J. Lilja, W. Qian, K. Bazargan, and M. Riedel, “A reconfigurable architecture with sequential
logic-based stochastic computing,” J. Emerg. Technol. Comput. Syst., vol. 13, no. 4, pp. 57:1–57:28, Jun. 2017.
[12] V. C. Gaudet and A. C. Rapley, “Iterative decoding using stochastic computation,” Electronics Letters, vol. 39, no. 3, pp.
299–301, Feb 2003.
[13] Q. T. Dong, M. Arzel, C. Jego, and W. J. Gross, “Stochastic decoding of turbo codes,” IEEE Trans. Signal Process.,
vol. 58, no. 12, pp. 6421–6425, Dec 2010.
[14] X. R. Lee, C. L. Chen, H. C. Chang, and C. Y. Lee, “A 7.92 gb/s 437.2 mw stochastic LDPC decoder chip for IEEE
802.15.3c applications,” IEEE Trans. Circuits Syst. I, vol. 62, no. 2, pp. 507–516, Feb 2015.
[15] S. L. T. Marin, J. M. Q. Reboul, and L. G. Franquelo, “Digital stochastic realization of complex analog controllers,” IEEE
Trans. Ind. Electron., vol. 49, no. 5, pp. 1101–1109, Oct 2002.
[16] D. Zhang and H. Li, “A stochastic-based FPGA controller for an induction motor drive with integrated neural network
algorithms,” IEEE Trans. Ind. Electron., vol. 55, no. 2, pp. 551–561, Feb 2008.
[17] P. Li and D. J. Lilja, “Using stochastic computing to implement digital image processing algorithms,” in 2011 IEEE 29th
International Conference on Computer Design (ICCD), Oct 2011, pp. 154–161.
[18] A. Alaghi, C. Li, and J. P. Hayes, “Stochastic circuits for real-time image-processing applications,” in Proc. Design
Automation Conf., May 2013, pp. 1–6.
[19] P. Li, D. J. Lilja, W. Qian, K. Bazargan, and M. D. Riedel, “Computation on stochastic bit streams digital image processing
case studies,” IEEE Trans. VLSI Syst., vol. 22, no. 3, pp. 449–462, March 2014.
[20] H. Ichihara, T. Sugino, S. Ishii, T. Iwagaki, and T. Inoue, “Compact and accurate digital filters based on stochastic
computing,” IEEE Trans. Emerg. Topics Comput., pp. 1–1, 2017.
[21] Y. N. Chang and K. K. Parhi, “Architectures for digital filters using stochastic computing,” in Proc. Int. Conf. Acoustics,
Speech and Signal Processing, May 2013, pp. 2697–2701.
[22] A. Ren, Z. Li, C. Ding, Q. Qiu, Y. Wang, J. Li, X. Qian, and B. Yuan, “SC-DCNN: highly-scalable deep convolutional neural
network using stochastic computing,” in Proc. Conf. Architectural Support for Programming Languages and Operating
Systems, ser. ASPLOS ’17. New York, NY, USA: ACM, 2017, pp. 405–418.
[23] J. Yu, K. Kim, J. Lee, and K. Choi, “Accurate and efficient stochastic computing hardware for convolutional neural
networks,” in 2017 IEEE International Conference on Computer Design (ICCD), Nov 2017, pp. 105–112.
[24] B. D. Brown and H. C. Card, “Stochastic neural computation. II. Soft competitive learning,” IEEE Trans. Comput., vol. 50,
no. 9, pp. 906–920, Sep 2001.
